【24h】

EVE

机译:前夕

获取原文
获取原文并翻译 | 示例

摘要

As FPGAs push ever deeper into mainstream digital design, there is an increasing desire for high-performance circuits. This paper describes a manual editor, called EVE, which can assist a designer to perform manual packing, placement and pipelining of commercial FPGA circuits to achieve a meaningful increase in performance. This effort is inspired by Von Herzen's paper [15] [16], which proposed the notion of an "Event Horizon" - a high-speed circuit design approach in which complete knowledge of the timing effect of every synthesis change is used. It is very laborious to implement circuits using this approach; therefore we try to augment manual design tools in order to make this Event Horizon methodology easier to perform. This paper describes a first step in that direction, which focuses on placement, packing and pipelining. EVE provides an interactive environment that immediately reroutes and timing analyzes after each user circuit modification, giving an exact value for critical path delay. Itcan also suggest good placement positions and provide flip-flop insertion assist during pipelining. Compared to a state-of-the-art Synthesis and place and route flow, we used EVE to achieve an average of 12.7% higher operating frequency on a set of eight Xilinx Virtex-E circuits of 250 or fewer LUTs.
机译:随着FPGA进一步深入主流数字设计,人们对高性能电路的需求日益增长。本文介绍了一种称为EVE的手动编辑器,该编辑器可以帮助设计人员执行商用FPGA电路的手动打包,放置和流水线处理,以实现性能的有意义的提高。这项工作受到冯·赫尔岑(Von Herzen)的论文[15] [16]的启发,该论文提出了“事件视野”的概念-一种高速电路设计方法,其中使用了对每个合成变化的时序影响的完整了解。使用这种方法来实现电路非常费力。因此,我们尝试增加手动设计工具,以使此Event Horizo​​n方法更易于执行。本文描述了朝着这个方向迈出的第一步,重点放在放置,包装和流水线上。 EVE提供了一个交互式环境,可以在每次用户电路修改后立即重新路由和时序分析,从而为关键路径延迟提供准确的值。它还可以建议良好的放置位置,并在流水线操作期间提供触发器插入辅助。与最先进的综合以及布局和布线流程相比,我们使用EVE在一组八个250个或更少LUT的Xilinx Virtex-E电路上实现了平均高12.7%的工作频率。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号