首页> 外文会议>Nanoepitaxy: Homo- and heterogeneous synthesis, characterization, and device integration of nanomaterials II >Dislocation Reduction in CdTe Epilayers Grown on Silicon SubstratesUsing Buffered Nanostructures
【24h】

Dislocation Reduction in CdTe Epilayers Grown on Silicon SubstratesUsing Buffered Nanostructures

机译:硅衬底上生长的CdTe外延层中位错的减少 r n使用缓冲的纳米结构

获取原文
获取原文并翻译 | 示例

摘要

High-performance HgCdTe IR detector fabrication on silicon substrates first requires low-defect density CdTe buffer layers to be grown on silicon. The objective of this paper is to demonstrate dislocation reduction in CdTe epitaxial layers grown on silicon substrate by using intermediate nanocrystalline CdTe buffer layers. Colloidal synthesis of high-quality CdTe nanocrystals was accomplished, and spin coating of these CdTe nanocrystals as buffer layers on silicon substrates was carried out. CdTe layers were grown on these buffered substrates by metalorganic chemical vapor deposition (MOCVD). However, the incomplete removal of SiO2 on silicon substrate (by chemical treatment) prevented the exact orientation of the nanocrystals with the silicon substrate and over layer growth of continuous single-crystal CdTe epitaxial film. Two new approaches were further investigated. First, a thin film of Ge was grown on Si, followed by the deposition of thin SiO2, followed by nanopatterning using block co-polymer (BCP) lithography. Transmission electron microscopy (TEM) showed defect reduction in the CdTe layers grown on these substrates, but the x-ray rocking curves over a larger area gave wider full-width half-maximum (FWHM) values compared to that of layers grown on blanket surfaces. This was attributed to non-uniform nanopatterning in these initial studies. Second, SiCVcoated silicon substrates were nanopatterned using interference lithography with a honeycomb array of holes. These substrates will be used for the selective growth of germanium and CdTe by MOCVD.
机译:在硅基板上进行高性能HgCdTe IR检测器制造首先需要在硅上生长低缺陷密度CdTe缓冲层。本文的目的是通过使用中间的纳米CdTe中间缓冲层来证明在硅衬底上生长的CdTe外延层中的位错减少。完成了高质量CdTe纳米晶体的胶体合成,并将这些CdTe纳米晶体作为缓冲层旋涂在硅基板上。通过金属有机化学气相沉积(MOCVD)在这些缓冲基板上生长CdTe层。然而,通过化学处理未完全去除硅衬底上的SiO2阻止了纳米晶体与硅衬底的精确取向以及连续单晶CdTe外延膜的上层生长。进一步研究了两种新方法。首先,在Si上生长Ge薄膜,然后沉积薄SiO2,然后使用嵌段共聚物(BCP)光刻进行纳米图案化。透射电子显微镜(TEM)显示了在这些基板上生长的CdTe层中的缺陷减少,但是与在毯子表面上生长的层相比,较大区域的X射线摇摆曲线给出了更宽的全宽半最大值(FWHM)值。这归因于这些初步研究中的不均匀纳米图案。其次,使用干涉光刻技术以孔的蜂窝状阵列对SiCV涂层的硅基板进行纳米图案化。这些衬底将用于通过MOCVD选择性生长锗和CdTe。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号