首页> 外文会议>IEEE International Conference on Real-time Computing and Robotics >Implementing a SoC-FPGA Based Acceleration System for On-Board SVM Training for Robotic Transtibial Prostheses
【24h】

Implementing a SoC-FPGA Based Acceleration System for On-Board SVM Training for Robotic Transtibial Prostheses

机译:实现基于SOC-FPGA的加速系统,用于机器人进行机器人训练

获取原文

摘要

This paper presents an acceleration system for on-board support vector machine (SVM) model training for robotic transtibial prosthesis based on system on chip with field-programmable gate array (SoC-FPGA) hardware. A hardware prototype was developed and SVM-based model training algorithm was implemented with high-level synthesis technology. Experiments on a transtibial amputee subject demonstrated that the proposed system provided good speedups over ARM-based implementation for on-board training in six locomotion identification tasks (standing, level-ground walking, ramp ascent, ramp descent, stair ascent, stair descent). Meanwhile, the additional power consumption was not significant and acceptable.
机译:本文介绍了用于基于芯片系统的机器人串通假肢的板载支持向量机(SVM)模型培训的加速系统,具有现场可编程门阵列(SOC-FPGA)硬件。开发了硬件原型,并使用高级合成技术实现了基于SVM的模型训练算法。在Transtibial截肢者主题上的实验表明,拟议的系统在六个机器识别任务中提供了基于ARM的车载培训的良好加速(站立,水平走路,斜坡,斜坡血统,楼梯上升,楼梯血统)。同时,额外的功耗并不显着且可接受。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号