Design of low-ripple multi-topology step-down switched capacitor power converter with adaptive control system

摘要

The paper presents a multi-topology step-down switched-capacitor (SC) converter with a novel adaptive control. The control system adjusts the number of SC cores to significantly reduce output voltage ripple, as well as performs dynamic frequency control depending on actual load of the converter. By means of new dynamic control system, the converter achieves 50ns response time and 24mV of maximal output ripple over wide range of load currents. Due to multi-topology structure high efficiency is provided over 1.5V range of input voltage. The converter is designed in 40nm CMOS process using the proposed technique.