首页> 外文会议>Conference on Sensors, MEMS, and Electro-Optic Systems >Inorganic p-channel thin-film transistors using CuO nanoparticles
【24h】

Inorganic p-channel thin-film transistors using CuO nanoparticles

机译:使用CuO纳米粒子的无机P沟道薄膜晶体管

获取原文

摘要

This study focuses on the integration of copper oxide nanoparticles forming inorganic p-channel thin-film transistors (TFTs). The used CuO nanoparticles have a diameter of 25-55 nm and are dispersed in a water-based solution providing the opportunity of low-cost and large-scale integration processes. First investigations were realized using an inverted coplanar TFT architecture due to the low chemical and physical stresses the semiconductor has to withstand. Therefore, a gate electrode consisting of 50 nm aluminum followed by 7 nm titanium was integrated on a Si/SiO2 substrate. As gate dielectric a high-k organic-inorganic nanocomposite was deposited by spin-coating resulting in a layer thickness of 150-180 nm. For the drain and source electrodes gold and nickel were examined. For both metallizations the influence of an electrode treatment with a self-assembling monolayer (2,3,4,5,6 Pentafluorothiophenol, PFBT) was investigated. The gate metallization as well as the drain/source electrodes were evaporated via e-beam and structured by photolithography followed by wet-etching processes and lift-off technique, respectively. In the last step, the CuO nanoparticle layer was applied by doctor blade process followed by evaporating the solvent in a convection oven under ambient conditions. The maximum temperature during the integration process was 115°C so that a compatibility to glass and foil substrates is given. The influence of the drain/source material on the electrical characteristics was explored as well as the impact of the electrode treatment. Besides single TFTs inorganic inverter circuits in complementary technique were analyzed.
机译:该研究侧重于形成无机P沟道薄膜晶体管(TFT)的氧化铜纳米颗粒的整合。二手CuO纳米颗粒的直径为25-55nm,分散在水基溶液中,提供低成本和大规模集成过程的机会。由于半导体必须承受的低化学和物理应力,使用倒置共面TFT架构实现了第一调查。因此,由50nm铝组成的栅电极,然后在Si / SiO 2衬底上集成在Si / SiO 2底物上。作为栅极电介质,通过旋涂沉积高K有机无机纳米复合材料,导致层厚度为150-180nm。对于漏极和源极电极金和镍。对于金属化的来说,研究了用自组装单层(2,3,4,5,6五氟噻吩,PFBT)的电极处理的影响。通过电子束蒸发栅极金属化以及漏极/源电极,并通过光刻构造,然后分别通过湿法蚀刻工艺和剥离技术。在最后一步中,CuO纳米颗粒层通过刮刀工艺施加,然后在环境条件下在对流烘箱中蒸发溶剂。整合过程中的最大温度为115°C,使得给出对玻璃和箔基板的相容性。探讨了漏极/源材料对电特性的影响以及电极处理的影响。除了单一TFTS中,分析了互补技术中的无机逆变电路。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号