Experiences Using a Novel Python-Based Hardware Modeling Framework for Computer Architecture Test Chips

摘要

This poster will describe a taped-out 2×2mm 1.3M-transistor test chip in IBM 130nm designed using our new Python-based hardware modeling framework. The goal of our tapeout was to demonstrate the ability of this framework to enable Agile hardware design Hows.