首页> 外文期刊>IEEE instrumentation & measurement magazine >Development, integration, and test architecture for a software-based hardware-agnostic fault tolerant flight computer
【24h】

Development, integration, and test architecture for a software-based hardware-agnostic fault tolerant flight computer

机译:基于软件的与硬件无关的容错飞行计算机的开发,集成和测试体系结构

获取原文
获取原文并翻译 | 示例
           

摘要

In this article, we describe the development, integration and test architecture of a Fault Tolerant Flight Computer System (FTCS) designed by the Charles Stark Draper Laboratory (CSDL) for a manned spacecraft and elaborate on how this architecture might be improved upon and used generically among similar fault-tolerant systems. As the sophistication and complexity of software-defined fault tolerance systems continue to grow, leveraging commercial hardware and flexible architectures to support and verify the performance of fault-tolerant systems becomes critical. It is hoped that the methods described in this article provide a foundation for future programs to save on costs and resources, as well as develop and validate future systems with the highest possible level of functionality and reliability.
机译:在本文中,我们描述了由查尔斯·斯塔克·德雷珀实验室(CSDL)为载人航天器设计的容错飞行计算机系统(FTCS)的开发,集成和测试架构,并详细说明了如何改进和通用该架构。在类似的容错系统中。随着软件定义的容错系统的复杂性和复杂性不断增长,利用商业硬件和灵活的体系结构来支持和验证容错系统的性能变得至关重要。希望本文中介绍的方法为将来的程序提供基础,以节省成本和资源,并开发和验证具有最高功能和可靠性级别的未来系统。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号