首页> 外文会议>IEEE Symposium on Industrial Embedded Systems >Probabilistic analysis of cache memories and cache memories impacts on multi-core embedded systems
【24h】

Probabilistic analysis of cache memories and cache memories impacts on multi-core embedded systems

机译:高速缓存记忆和高速缓存存储器对多核嵌入式系统的概率分析

获取原文

摘要

Task execution is heavily affected by the different elements composing real-time systems. Modeling and analyzing such effects would allow reducing the pessimism lying behind the worst-cases. A measurement-based probabilistic approach is developed in order to characterize cache behavior with probabilistic average and worst-case profiles. The approach applies also statistics for studying the impact that different system configurations have on the profiles as well as for evaluating the impact of caches on task execution times. The quality of the probabilistic models is verified through test cases with benchmark tasks running on non time-randomized multi-core real-time systems.
机译:任务执行受组合实时系统的不同元素的严重影响。建模和分析此类效果将允许减少躺在最坏情况下的悲观主义。开发了一种基于测量的概率方法,以表征具有概率平均值和最坏情况配置的缓存行为。此方法还适用于研究不同系统配置对配置文件的影响的统计数据以及评估高速缓存对任务执行时间的影响。通过在非时间随机化多核实时系统上运行的基准任务的测试用例进行验证概率模型的质量。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号