首页> 外文会议>International Workshop on Computer Science and Engineering >The Fault-tolerant Design in Space Information Processing System Based on COTS
【24h】

The Fault-tolerant Design in Space Information Processing System Based on COTS

机译:基于COTS的空间信息处理系统容错设计

获取原文

摘要

In order to make Space Information Processing System (SIPS) based on Commercial-Off-The-Shelf (COTS) have a much stronger ability of radiation resistance in space, this paper presents multilevel fault-tolerant technique based on FPGA and Single Event Latch-up (SEL) resistance protection circuit. The multilevel fault-tolerant technique includes the dual fault-tolerant design on system level, the redundancy design of memory on module level and the fault-tolerant design of FPGA on chip level. By reliability analysis and experimentation, it can be concluded that the reliability of SIPS has been greatly increased by making use of fault-tolerant design. Moreover, this fault-tolerant design has been implemented successfully and run well.
机译:为了使空间信息处理系统(SIPS)基于商业现货(COTS)在空间中具有更强的辐射抗性能力,本文提出了基于FPGA和单事件锁存的多级容错技术 - UP(SEL)电阻保护电路。多级容错技术包括系统级别的双重容错设计,模块级内存冗余设计以及芯片级FPGA的容错设计。通过可靠性分析和实验,可以得出结论,通过利用容错设计,可以大大增加啜饮的可靠性。此外,这种容错设计已成功实现并运行良好。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号