首页> 外文会议>International Conference on Nanoscience and Nanotechnology >The Effect of Gate Dielectric Thickness on PMOS Performance
【24h】

The Effect of Gate Dielectric Thickness on PMOS Performance

机译:栅极介电厚度对PMOS性能的影响

获取原文

摘要

The dielectric layer in Metal Oxide Semiconductor Field Effect transistor (MOSFET) is a layer of very thin oxide which serves as insulator between the gate and channel. It's also known as gate oxide or gate dielectric. This paper presents the effect of gate dielectric thickness in p-channel MOSFET (PMOS) using Silvaco Technology Computer Aided Design (TCAD) tools. The gate dielectric thickness was found directly proportional to the threshold voltage. By using Silvaco TCAD tools, the optimum gate dielectric thickness was obtained by performing dry oxidation process. The gate dielectric thickness also was found inversely proportional to the junction depth.
机译:金属氧化物半导体场效应晶体管(MOSFET)中的介电层是一层非常薄的氧化物,其用作栅极和通道之间的绝缘体。它也称为栅极氧化物或栅极电介质。本文采用Silvaco Technology计算机辅助设计(TCAD)工具,介绍了P沟道MOSFET(PMOS)中的栅极介电厚度的影响。栅极电介质厚度被发现与阈值电压成比例。通过使用Silvaco TCAD工具,通过进行干氧化过程获得最佳栅极电介质厚度。栅极介电厚度也被发现与结深度成反比。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号