首页> 外文会议>International Microsystems, Packaging, Assembly Circuits Technology Conference >Challenges and Limitations of Subtractive Processing in PWB and Substrate Fabrication
【24h】

Challenges and Limitations of Subtractive Processing in PWB and Substrate Fabrication

机译:PWB和衬底制造中减去加工的挑战与限制

获取原文

摘要

This paper examines the limitations of subtractive processes. Conventional process sequences such as pint & etch, pattern plating, panel plate/tent & etch, and semi-additive processing (SAP) are briefly reviewed to emphasize the commonality of resolution limitation due to lateral etching. While semi-additive processing is still the technology of choice for fine line substrates, it too may find its limit in the inherent limitations of isotropic etching. Process improvements are reviewed which address etching problems. Several damascene-like processes are reviewed that show promise to provide finer lines and spaces than the semi-additive process can achieve.
机译:本文研究了减数过程的局限性。简要审查常规处理序列,例如品脱和蚀刻,图案,面板板/帐篷和蚀刻和半添加处理(SAP),以强调由于横向蚀刻引起的分辨率限制的共性。虽然半添加处理仍然是细线基材的选择技术,但它也可以在各向同性蚀刻的固有局限内找到其限制。审查了处理改进的地址蚀刻问题。审查了几种类似的镶嵌过程,该过程显示了提供比半添加过程可以实现的更精细的线条和空间。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号