首页> 外文会议>International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation(SAMOS 2007) >MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing
【24h】

MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing

机译:MORA:用于高吞吐量多媒体处理的新型粗晶可重构阵列

获取原文

摘要

This paper presents a new coarse-grain reconfigurable array optimized for multimedia processing. The system has been designed to provide a dense support for arithmetic operations, wide internal data bandwidth and efficiently distributed memory resources. All these characteristics are combined into a cohesive structure that efficiently supports a block-level pipelined dataflow, which is particularly suitable for stream oriented applications. Moreover, the new reconfigurable architecture is highly flexible and easily scalable. Thanks to all these features, the proposed architecture can be drastically more speed- and area-efficient than a state of the art FPGA in executing multimedia oriented applications.
机译:本文介绍了一种针对多媒体处理优化的新型粗晶可重构阵列。该系统旨在为算术运算,宽内部数据带宽和有效分布的内存资源提供密集的支持。将所有这些特性组合成粘性结构,其有效地支持块级流水线数据流,这特别适用于面向流的应用。此外,新的可重构架构具有高度灵活性且易于可扩展的架构。由于所有这些功能,所提出的架构可能比在执行多媒体导向的应用程序中的艺术FPGA的状态更加速度和区域效率。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号