首页> 外文会议>IEEE VLSI-TSA International Symposium on VLSI Design >Low-power DIBITS Encoding with Register Relabeling for Instruction Bus
【24h】

Low-power DIBITS Encoding with Register Relabeling for Instruction Bus

机译:使用寄存器重新标记指令总线的低功耗Difits

获取原文

摘要

Reducing power consumption of embedded system has gained much attention recently. Reducing memory bus switchings is an effective way to reduce system power since memory bus power constitutes a great portion of the system power. While many techniques exist for reducing bus power in address buses, only a few have been proposed for content-bus power reduction. We propose a Bus-Invert and Bus-Invert with transition signaling (BIBITS) encoding scheme to reduce power consumption on instruction bus. An instruction is partitioned into fields according to its format. Four elementary Boolean functions are used as encoding functions. BIBITS uses the most suitable encoding functions for different instruction partitions. We also propose a register relabeling algorithm for BIBITS encoding to further reduce bit switchings on register fields. Simulation results show that the overall average switching reduction is 64% of unencoded bus, 59% of the previous register relabeling scheme, and 33% of Petrov's bus encoding scheme. Compared with Petrov's bus encoding scheme, our scheme uses a decoding signal table only half the size to encode all basic blocks.
机译:嵌入式系统降低功耗最近获得广泛关注。减少存储器总线次切换是减少系统功率,因为​​存储器总线电源构成系统电力的极大部分的有效方法。虽然在地址总线减少总线电源存在许多技术,只有少数人提出了内容总线功率降低。我们提出了一个总线反转和总线反转过渡信令(BIBITS)编码方案,以减少指令总线功耗。的指令时,根据它的格式划分成多个领域。四个基本布尔函数作为编码功能。 BIBITS使用最合适的编码函数的不同指令的分区。我们还提出了一个寄存器重新标记算法进行编码,以进一步降低寄存器域位次切换BIBITS。仿真结果表明,总的平均开关减少是未编码的总线的64%,前一个寄存器重新标记方案的59%,和彼得罗夫的总线编码方案的33%。与彼得罗夫的总线编码方案相比,新方案采用的解码信号表只有一半的大小,编码所有基本块。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号