首页> 外文会议>Australasian Conference on Robotics and Automation >Hardware Design and Implementation of a MAVLink Interface for an FPGA-Based Autonomous UAV Flight Control System
【24h】

Hardware Design and Implementation of a MAVLink Interface for an FPGA-Based Autonomous UAV Flight Control System

机译:基于FPGA的自主UAV飞行控制系统的MAVLINK接口的硬件设计与实现

获取原文

摘要

This paper details the initial design and planning of a Field Programmable Gate Array (FPGA) implemented control system that will enable a path planner to interact with a MAVLink based flight computer. The design is aimed at small Unmanned Aircraft Vehicles (UAV) under autonomous operation which are typically subject to constraints arising from limited on-board processing capabilities, power and size. An FPGA implementation for the design is chosen for its potential to address such limitations through low power and high speed inhardware computation. The MAVLink protocol offers a low bandwidth interface for the FPGA implemented path planner to communicate with an on-board flight computer. A control system plan is presented that is capable of accepting a string of GPS waypoints generated on-board from a previously developed in-hardware Genetic Algorithm (GA) path planner and feeding them to the open source PX4 autopilot, while simultaneously responding with flight status information.
机译:本文详细介绍了现场可编程门阵列(FPGA)实现的控制系统的初始设计和规划,该控制系统将使路径规划器能够与基于MAVLINK的飞行计算机进行交互。该设计旨在根据自主操作的小无人驾驶飞机(UAV),通常受限于机板的限制,电源和尺寸受到限制。选择设计的FPGA实现,以实现通过低功耗和高速无阻量计算解决这些限制的可能性。 Mavlink协议为FPGA实现了低带宽接口,实现了路径规划器,用于与车载飞行计算机进行通信。提出了一种控制系统计划,其能够接受从先前开发的硬件遗传算法(GA)路径规划器的板上生成的GPS航点串,并将它们馈送到开源PX4自动驾驶仪,同时响应飞行状态信息。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号