首页> 外文会议>MRS Symposium >Mechanism for the reduction of threading dislocation densities in Si{sub}0.82Ge{sub}0.18 films on silicon on insulator substrates
【24h】

Mechanism for the reduction of threading dislocation densities in Si{sub}0.82Ge{sub}0.18 films on silicon on insulator substrates

机译:在绝缘子基板上减少Si {Sub} 0.82ge {Sub} 0.82ge {Sub} 0.18薄膜的机制

获取原文
获取外文期刊封面目录资料

摘要

We have made an extensive study of Si{sub}0.82Ge{sub}0.18 film relaxation on silicon on insulator (SOT) substrates having a top Si layer 40, 70, 330nm, and 10μm thick. SiGe films were deposited with a thickness up to 1.2μm in an ultrahigh vacuum chemical vapor deposition system at 630°C. Following growth, films were characterized by X-ray diffraction and a dislocation revealing etch. The same level of relaxation is reached for each thickness of SiGe film independent of the substrate structure. Accompanying the film relaxation is the development of a tetragonal tensile strain in the thin Si layer of the SOT substrates. This strain reached 0.22% for the 1.2μm film on the 40nm SOT and decreases with SOT thickness. The Si thickness of the SOT substrate also effected the threading dislocation density. For 85% relaxed films the density fell from 7×10{sup}6 pits/cm{sup}2 on bulk Si to 10{sup}3pits/cm{sup}2 for the 40, 70, and 330nm SOI substrates. The buried amorphous layer of the SOT substrate alters the dislocation dynamics by allowing dislocation core spreading or dislocation dissociation. The reduced strain field of these dislocations reduces dislocation interactions and the pinning that results. Without the dislocation pinning, the misfit dislocations can extend longer distances yielding a greatly reduced threading dislocation density.
机译:我们对硅(SOT)基板上的硅进行了广泛的SI {Sub} 0.82ge {Sub} 0.18胶片弛豫。厚度的顶部Si层40,70,330nm和10μm。在630℃下在超高真空化学气相沉积系统中沉积高达1.2μm的SiGe膜。在生长之后,通过X射线衍射和脱位揭示蚀刻表征薄膜。对于与基板结构无关的每个厚度,达到相同水平的弛豫。伴随着电影弛豫是在SOT基板的薄Si层中开发四方拉伸应变。对于40nm Sot上的1.2μm薄膜,该菌株达到0.22%,并随着SOT厚度的减少。 SOT衬底的Si厚度也实现了螺纹位错密度。对于85%的松弛膜,密度从散装Si到10 {sup} 6 pits / cm {sup} 2从40,70和330nm soi基板的散装si到10 {sup} 3 / cm {sup} 2下降。 SOT基板的掩埋非晶层通过允许位错核心扩展或错位解离来改变位错动态。这些脱位的减少的应变场减少了位错相互作用和钉扎结果。在没有偏向钉扎的情况下,错配脱位可以延长较长的距离,从而大大降低穿线位错密度。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号