Teaching bus architectures with a basic, hands-on SOC platform

摘要

This paper describes the progressive refinements that have been applied over the past three years to a VHDL model of a platform used as lab material for the course entitled: Specification and Design of H/S Embedded Systems. Emphasis is given to communication and architectural aspects.