首页> 外文会议>Design, Automation and Test in Europe Conference >Partially Redundant Logic Detection Using Symbolic Equivalence Checking in Reversible and Irreversible Logic Circuits
【24h】

Partially Redundant Logic Detection Using Symbolic Equivalence Checking in Reversible and Irreversible Logic Circuits

机译:使用可逆和不可逆逻辑电路中的符号等效检查部分冗余逻辑检测

获取原文

摘要

This paper investigates partially redundant logic detection and gate modification coverage in both reversible and irreversible (classical) logic circuits. Our methodology is to repeatedly compare a benchmark circuit with a modified copy of itself using an equivalence checker. We have found many instances in the irreversible logic ISCAS85 benchmarks where single gate replacements were not detected, indicating no change in functionality after gate replacement. In contrast, we demonstrate that the Maslov reversible and quantum logic benchmarks exhibit very high gate modification fault coverage, in line with the expectation that reversible circuits, which implement bijective functions, have maximal information content.
机译:本文研究了可逆和不可逆转(经典)逻辑电路中的部分冗余逻辑检测和栅极修改覆盖。我们的方法是使用等价检查器重复比较具有自身的修改副本的基准电路。我们在不可逆转逻辑ISCAS85基准测试中找到了许多实例,其中未检测到单门更换,表示闸门替换后的功能变化。相比之下,我们证明了MASLOV可逆和量子逻辑基准测试非常高的栅极改装故障覆盖率,符合其实现防范功能的可逆电路具有最大信息内容的预期。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号