首页> 外文会议>International Conference on Material and Manufacturing Technology >Incremental Circuit and Sensitivity Simulations Using Iterated Timing Analysis Algorithm
【24h】

Incremental Circuit and Sensitivity Simulations Using Iterated Timing Analysis Algorithm

机译:使用迭代时序分析算法的增量电路和灵敏度仿真

获取原文

摘要

This paper investigates incremental circuit/sensitivity simulations for large-scale MOSFET circuits using the well-known ITA (Iterated Timing Analysis) algorithm. Incremental simulation uses the result waveforms of previous simulation to fasten the simulation speed, which is quite advantageous in the practical "incremental-modifying" circuit design strategy. Most proposed methods have been implemented and tested to justify their advantages.
机译:本文使用众所周知的ITA(迭代时序分析)算法研究了大型MOSFET电路的增量电路/灵敏度模拟。增量仿真使用先前模拟的结果波形来紧固模拟速度,这在实际“增量修改”电路设计策略中是非常有利的。最拟议的方法已经实施和测试,以证明其优势。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号