首页> 外文会议>International Symposium on Defect and Fault-Tolerance in VLSI Systems >Analysis of Specified Bit Handling Capability of Combinational Expander Networks
【24h】

Analysis of Specified Bit Handling Capability of Combinational Expander Networks

机译:组合扩展器网络指定位处理能力分析

获取原文

摘要

Test compression schemes based on combinational expander networks have become very popular in recent times. The idea behind these schemes is to use m bits from the tester to produce N (m < N) bits for the internal scan chains of the circuit under test. In this paper we address the general problem of designing combinational expander networks with N outputs which guarantee that any S specified bits can be justified at the expander output. By analyzing the constraints imposed on the output space of such a network we derive formulae that provide the minimum value of m (and consequently a maximum value of the amount of compression that can be achieved). We then show that a subclass of one of the state-of-the-art combinational expander designs (XPAND) being currently used in several industrial designs achieves the maximum amount of compression possible.
机译:基于组合扩展器网络的测试压缩方案最近变得非常受欢迎。这些方案背后的想法是使用来自测试仪的M位,为正在测试的电路的内部扫描链中生成n(m

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号