首页> 外文会议>IEEE International Conference on Application-specific Systems, Architectures, and Processors >Automatic Generation and Optimisation of Reconfigurable Financial Monte-Carlo Simulations
【24h】

Automatic Generation and Optimisation of Reconfigurable Financial Monte-Carlo Simulations

机译:可重构金融Monte-Carlo模拟的自动生成和优化

获取原文

摘要

Monte-Carlo simulations are used in many applications, such as option pricing and portfolio evaluation. Due to their high computational load and intrinsic parallelism, they are ideal candidates for acceleration using reconfigurable hardware. However, for maximum efficiency the hardware configuration must be parametrised to match the characteristics of both the simulation task and the platform on which it will be executed. This paper presents a methodology for the automatic implementation of Monte-Carlo simulations, starting from a high-level mathematical description of the simulation and resulting in an optimised hardware configuration for a given platform. This process automatically generates fully-pipelined hardware for maximum performance; it also maximises thread-level parallelism by instantiating multiple pipelines to optimise device utilisation. The configured hardware is used by an associated software component to execute simulations using run-time supplied parameters. The proposed methodology is demonstrated by five different Monte-Carlo simulations, including log-normal price movements, correlated asset Value-at-Risk calculation, and price movements under the GARCH model. Our results show that hardware implementations from our approach, on a Xilinx Virtex-4 XC4VSX55 FPGA at 150 MHz, can run on-average 80 times faster than software on a 2.66GHz Xeon PC.
机译:Monte-Carlo模拟用于许多应用中,例如选项定价和投资组合评估。由于其高计算负荷和内在并行性,它们是使用可重构硬件加速的理想候选者。但是,为了获得最大效率,必须参数化硬件配置以匹配模拟任务和将执行的平台的特性。本文从模拟的高电平数学描述开始,从仿真的高级数学描述开始,提出了一种自动实现Monte-Carlo仿真的方法..导致给定平台的优化硬件配置。此过程自动生成完全流水线硬件以进行最大性能;它还通过实例化多个管道来优化设备利用率来最大化线程平行度。关联的软件组件使用配置的硬件使用运行时提供的参数执行模拟。所提出的方法由五种不同的Monte-Carlo模拟证明,包括日志正常的价格变动,相关资产价值 - 风险计算和GARCH模型的价格变动。我们的结果表明,在150 MHz的Xilinx Virtex-4 XC4VSX55​​ FPGA上,在我们的方法中的硬件实现可以在2.66GHz Xeon PC上的软件上平均运行80倍。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号