【24h】

Handel-C Design Enhancement for FPGA-Based DV Decoder

机译:基于FPGA的DV解码器的Handel-C设计增强

获取原文

摘要

In the paper the authors present an implementation of the algorithm of DV Decoder conformant to IEC-61834-2 standard in reprogrammable resources . A software implementation has been realized and then transferred to the Handel-C language. By parallelization of the algorithm and using language mechanisms in Handel-C the processing efficiency has been increased 10 times with respect to the initial hardware implementation. The implementation has been verified in hardware-software environment with real data transmitted on-line from a DV camcorder.
机译:在本文中,作者呈现了在可重编程资源中符合IEC-61834-2标准的DV解码器算法的实现。已经实现了一种软件实现,然后将其传送到Handel-C语言。通过算法的并行化和手表中的语言机制 - C对于初始硬件实现,处理效率增加了10次。在硬件 - 软件环境中验证了实现,具有从DV摄像机在线传输的真实数据。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号