首页> 外文会议>Interantional Conference on ASIC >A CMOS PLL Using Current-Adjustable Charge-Pump and On-Chip Loop Filter with Initialization Circuit
【24h】

A CMOS PLL Using Current-Adjustable Charge-Pump and On-Chip Loop Filter with Initialization Circuit

机译:CMOS PLL采用电流可调电荷泵和片上环路滤波器,具有初始化电路

获取原文

摘要

A 900MHz CMOS PLL using current-adjustable charge-pump circuit and on-chip loop filter with initialization circuit is presented. The charge-pump current is insensitive to the changes of temperature and power supply. The value of the charge-pump current can be changed by switches which are controlled by external signals. Thus the performance of the PLL. such as loop bandwidth, can be changed with the change of the charge-pump current. The loop filter initialization circuit can speed up the PLL when power on. A multi-modulus prescaler is used to fulfill the frequency division in the feedback loop. The circuit is designed in 0.18μm 1.8v 1P6M standard digital CMOS process.
机译:提出了使用电流可调电荷泵电路和带有初始化电路的片上环路滤波器的900MHz CMOS PLL。电荷泵电流对温度和电源的变化不敏感。电荷泵电流的值可以通过由外部信号控制的开关来改变。因此pll的性能。例如环带宽,可以随着电荷泵电流的改变而改变。环路滤波器初始化电路可以在开机时加速PLL。多模量预分频器用于满足反馈循环中的频率划分。该电路设计成0.18μm1.8V 1P6M标准数字CMOS工艺。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号