Sequential truncated multiplication

摘要

The design of an N×N-bit sequential multiplier with a reduced sized accumulated partial product register is proposed. The FPGA implementation of a 24×24bit sequential multiplier with an error less than the 24th (out of 48) bit position is shown to be 1% smaller and 13% faster than a traditional sequential multiplier.