首页> 外文会议>Italian workshop on neural nets >An analog on-chip learning architecture based on the weight perturbation algorithm and on current mode translinear circuits
【24h】

An analog on-chip learning architecture based on the weight perturbation algorithm and on current mode translinear circuits

机译:基于重量扰动算法和电流模式转印电路的模拟片上学习架构

获取原文

摘要

The analog VLSI on-chip learning implementation looks attractive for a wide range of applications due to its promising perfrmances. On the other hand, precision requirements seem to be too difficult to be satisfied through the analog circuit approach.
机译:由于其有希望的完善,模拟VLSI片上学习实现对于广泛的应用具有吸引力。另一方面,通过模拟电路方法非常难以满足精度要求。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号