首页> 外文会议>IEEE VLSI Test Symposium >Recent advances in logic synthesis with testability
【24h】

Recent advances in logic synthesis with testability

机译:逻辑合成的最新进展,可测试性

获取原文

摘要

The primary consideration in the entire logic synthesis process is the quality of the resulting circuit measured by its speed, chip area, and recently also testability. The crucial phase in automatic logic synthesis, where all these parameters are determined, is the process of decomposition and factorization which generates multilevel Boolean equations for the synthesized circuit. There are a number of various aspects of testability. These aspects depend on the fault models and testing strategies used. One of the basic objectives is to synthesize circuits that are completely testable for a given class of faults.
机译:整个逻辑合成过程中的主要考虑因素是由其速度,芯片区域测量的所得电路的质量,最近也是可测试性。在确定所有这些参数的自动逻辑合成中的关键阶段,是对合成电路产生多级布尔方程的分解和分解的过程。有许多各种各样的可测试性方面。这些方面取决于所用故障模型和测试策略。其中一个基本目标是合成对给定类故障的电路完全可测试。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号