首页> 外文会议>European Conference on Circuit Theory and Design >Elmore delay in the fractional order domain
【24h】

Elmore delay in the fractional order domain

机译:分数阶域中的Elmore延迟

获取原文

摘要

Interconnect design has recently become one of the important factors that affect the circuit delay and performance especially in the deep submicron technology. The modelling of interconnects is typically based on using Elmore definitions of the delay time and rise time. So, a general formula for Elmore delay time and rise time in the fractional order domain are presented in this work. It is found from the new formulas of the delay time and rise time that these timing values could be controlled or tuned by the fractional orders. Hence, the fractional order can compensate for the components value. Furthermore, a case study of shunt compensation circuit is studied here to show the impact of the fractional orders on the delay time. The impact of the component values along with the fractional order on the new timing definition is studied using MATLAB analysis.
机译:互连设计最近已成为影响电路延迟和性能的重要因素之一,尤其是在深亚微米技术中。互连的建模通常基于使用Elmore的延迟时间和上升时间定义。因此,本文提出了分数阶域中Elmore延迟时间和上升时间的一般公式。从延迟时间和上升时间的新公式中可以发现,这些计时值可以通过分数阶来控制或调整。因此,分数阶可以补偿分量值。此外,这里以并联补偿电路为例进行研究,以显示分数阶对延迟时间的影响。使用MATLAB分析研究了组件值以及分数阶对新时序定义的影响。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号