首页> 外文会议>IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems >Applying efficient fault tolerance to enable the preconditioned conjugate gradient solver on approximate computing hardware
【24h】

Applying efficient fault tolerance to enable the preconditioned conjugate gradient solver on approximate computing hardware

机译:应用有效的容错能力以在近似计算硬件上启用预处理的共轭梯度求解器

获取原文

摘要

A new technique is presented that allows to execute the preconditioned conjugate gradient (PCG) solver on approximate hardware while ensuring correct solver results. This technique expands the scope of approximate computing to scientific and engineering applications. The changing error resilience of PCG during the solving process is exploited by different levels of approximation which trade off numerical precision and hardware utilization. Such approximation levels are determined at runtime by periodically estimating the error resilience. An efficient fault tolerance technique allows reductions in hardware utilization by ensuring the continued exploitation of suitable energy-precision trade-offs. Experimental results show that the hardware utilization is reduced on average by 14.5% and by up to 41.0% compared to executing PCG on precise hardware.
机译:提出了一种新技术,该技术允许在近似硬件上执行预处理共轭梯度(PCG)求解器,同时确保正确的求解器结果。该技术将近似计算的范围扩展到了科学和工程应用。 PCG在求解过程中不断变化的错误恢复能力被不同程度的近似值所利用,这在数值精度和硬件利用率之间进行了权衡。通过在运行时定期估计错误恢复力来确定此类近似级别。有效的容错技术可通过确保继续利用适当的能量精确度折衷来降低硬件利用率。实验结果表明,与在精密硬件上执行PCG相比,硬件利用率平均降低了14.5%,最高降低了41.0%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号