首页> 外文会议>Conference on data systems in aerospace >THE LENA ASIC: EMULATING AN OBSOLETE PROCESSOR
【24h】

THE LENA ASIC: EMULATING AN OBSOLETE PROCESSOR

机译:LENA ASIC:模拟过时的处理器

获取原文

摘要

Why emulating the T805 processor ?The serie of Myriade microsatellites developed by CNES is clearly a success, started with DEMETERlaunched in 2004, PARASOL, PICARD, ESSAIM and many other missions developed by CNES (TARANIS isthe next one) and its partners ASTRIUM and TAS.The avionics architecture of Myriade microsatellites is based onto a centralised architecture and an OBCcomputer connected to all equipments of the platform. The OBC uses a majority of COTS commercialcomponents, managed with specific FDIR functions in order to cope with the radiations constraints. TheIMST805 from INMOS (now ST Microelectronics) was used as the central processor, due to its power andoptimized architecture both for computing and communication. A strategic procurement of criticalcomponents was done at the beginning of the Myriade program, but , due to aging of components (morethan ten years) and huge usage of the stock, it is now difficult to continue manufacturing the OBC boards.The technology has also evolved from 2000, offering integration and increase of performance, as well asnew space processors such as LEON. The LEON processor was first targeted as a replacement of theIMST805, but we did’nt succeeded in making a LEON CPU board replacing the old T805 CPU board, withoutdramatically impacting the software cost already validated and flown. Hopefully, an alternative approach wasexplored in parallel (as a spare). Emulating the original T805 in VHDL was then undertaken, leading now tothe LENA ASIC.A lot of constraints:Emulating the T805 was not obvious due to some concerns:1 no documentation was available, only the 20 pages datasheet, because no more people from ST orINMOS was working on this processor and was available for technical help2 no T805 VHDL was already available3 maintaining the binary compatibility with existent flight software was a major requirement, in ordernot to pay again for a flight-software validation4 an objective was to maintain an ascendant compatibility of the new CPU board with the old one, inorder to use the existent test facilities and system validation benches, with same external interfacesBut some positive facts were present:1 the AED (France) company has already developed their JAP (JAVA) processor for its own purpose,with a similar internal CPU core and a validated IEEE764 FPU simple/double precision. CNES thenhad a contract with AED to start the development of the CPU core and bought a licence to use theFPU, avoiding costly redevelopment.2 the integration level reached by technology progress in the FPGA domain (ACTEL) allowed tointegrate all processor and IO features of the old T805 CPU board into an unique RTAX2000antifuse FPGA. The AX2000 FPGA target was selected at the beginning of the LENA project.3 ATMEL now proposes a low-cost migration path from AX2000 ACTEL FPGA to the ATC18RHAASIC flow4 SDRAM Memory technology was available to increase the memory size and reduce the number ofcomponents , thus increasing the reliability of the CPU board.Technical characteristics of the LENA processor:LENA processor is basically a RISC stack-based processor but it is microcoded, like the T805 transputer forthe complex instructions managing the RT processes and timer queues (this the strength of this processorbecause no OS is needed for multitasking).LENA includes all digital features of the CPU board previously distributed into the T805 processor itself anda companion FPGA RT54SX32 for specific IO interfaces of the OBC computer, basically:1 a 32/64 bits integer unit IU based on register stack A,B,C running at 20MHz (FPGA) or40MHz(ASIC) with an integrated process scheduler trace and LICE interface2 an IEEE764 32/64bits FPU3 an internal RAM TMR vote protected: 8KB when AX2000 and 32KB when ASIC4 4 full-duplex DMA OSlinks running at 5 or 10Mb/s5 A UART DMA for RS485 bus management6 A SDRAM memory controller @ 40MHz with autocorrecting TMR voted and autorefreshed, offering2Gbits ion-immune memory to the user7 A flasheprom serial controller TMR protected for flight software code and data storage8 All IOs needed for being compatible with the T805 board interfaces: I2C busses, GPIOs, LICE,…9 CCSDS TM programmable DMA formatter with Reed-Solomon coder.
机译:为什么要仿真T805处理器? CNES开发的Myriade微卫星系列显然是成功的,始于DEMETER 于2004年发射的PARASOL,PICARD,ESSAIM和其他由CNES(TARANIS是 下一个)及其合作伙伴ASTRIUM和TAS。 Myriade微卫星的航空电子架构基于集中式架构和OBC 计算机连接到平台的所有设备。 OBC使用大量的COTS商业广告 组件,通过特定的FDIR功能进行管理,以应对辐射限制。这 由于其强大的功能和强大的功能,INMOS的IMST805(现为ST Microelectronics)被用作中央处理器。 用于计算和通信的优化架构。关键的战略采购 组件是在Myriade程序开始时完成的,但是由于组件的老化(更多 十年之久)和大量库存的使用,现在很难继续生产OBC板。 该技术还从2000年发展而来,提供了集成和性能提升,以及 新的空间处理器,例如LEON。 LEON处理器最初的目标是替代 IMST805,但我们没有成功地制造出LEON CPU板来取代旧的T805 CPU板,而没有 极大地影响了已经验证和飞行的软件成本。希望有一种替代方法是 并行探索(作为备用)。然后进行了在VHDL中模拟原始T805的工作,现在导致 LENA ASIC有很多限制: 由于某些原因,对T805的仿真并不明显: 1没有可用的文档,只有20页的数据表,因为没有更多的人来自ST或 INMOS正在研究此处理器,可提供技术帮助 2没有可用的T805 VHDL 3保持与现有飞行软件的二进制兼容性是主要要求 不再为飞行软件验证付费 4的目标是保持新CPU板与旧CPU板​​之间的优势, 为了使用具有相同外部接口的现有测试设施和系统验证工作台 但是存在一些积极的事实: 1 AED(法国)公司已经为自己的目的开发了JAP(JAVA)处理器, 具有相似的内部CPU内核和经过验证的IEEE764 FPU单精度/双精度。然后CNES 与AED签订了开始CPU内核开发的合同,并购买了使用该许可证的许可。 FPU,避免了昂贵的重新开发。 2允许FPGA域(ACTEL)中的技术进步达到的集成水平 将旧T805 CPU板的所有处理器和IO功能集成到独特的RTAX2000中 反熔丝FPGA。 LEN2000项目的开始选择了AX2000 FPGA目标。 3 ATMEL现在提出从AX2000 ACTEL FPGA到ATC18RHA的低成本迁移途径 ASIC流程 4 SDRAM内存技术可用于增加内存大小并减少数量 组件,从而提高了CPU板的可靠性。 LENA处理器的技术特征: LENA处理器基本上是基于RISC堆栈的处理器,但它是经过微编码的,例如用于T805的晶片机 管理RT进程和计时器队列的复杂指令(这是该处理器的优势 因为多任务不需要OS)。 LENA包含了先前分配给T805处理器本身的CPU板的所有数字功能,以及 用于OBC计算机的特定IO接口的配套FPGA RT54SX32,基本上: 1一个基于20MHz的寄存器堆栈A,B,C的32/64位整数单位IU(FPGA)或 40MHz(ASIC),带有集成的过程调度器跟踪和LICE接口 2个IEEE764 32/64位FPU 3个内部RAM TMR投票保护:AX2000时为8KB,ASIC时为32KB 4 4条全双工DMA OS链接,运行速度为5或10Mb / s 5 A UART DMA用于RS485总线管理 6个40MHz的SDRAM存储器控制器,具有自动校正的TMR表决和自动刷新功能,提供 给用户2Gbits离子免疫存储器 7个Flasheprom串行控制器TMR,受保护用于飞行软件代码和数据存储 8与T805板接口兼容所需的所有IO:I2C总线,GPIO,LICE,… 9具有Reed-Solomon编码器的CCSDS TM可编程DMA格式器。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号