首页> 外文会议>European Design and Test Conference, 1996. EDTC 96. Proceedings >Proceedings of European Design and Test Conference
【24h】

Proceedings of European Design and Test Conference

机译:欧洲设计与测试会议论文集

获取原文

摘要

The following topics were dealt with: formal verification; system design for digital broadband telecommunications; BIST pattern generation; high-level synthesis; fault analysis and test quality; code generation; test and BIST beyond chips; transformations and estimations; FPGA placement and routing; self-test methodologies; emerging design techniques; low power design; performance-driven routing; mixed-signal circuit test generation; heterogeneous system modelling and design; digital circuit design; high speed signal processing; sequential logic synthesis; from high level verification to low level extraction; sequential test generation; module generators; memory testing; microsystems design environments and CAD tools; partitioning; synthesis and testability; integrated system design; simulation techniques; DFT solutions and IDDQ.
机译:处理了以下主题:正式验证;数字宽带电信系统设计; BIST模式生成;高级综合故障分析和测试质量;代码生成;测试和BIST超出芯片范围;转换和估计; FPGA布局和布线;自我测试方法;新兴的设计技术;低功耗设计;性能驱动的路由;混合信号电路测试生成;异构系统建模和设计;数字电路设计;高速信号处理;顺序逻辑综合;从高级验证到低级提取;顺序测试生成;模块生成器;内存测试;微系统设计环境和CAD工具;分区综合性和可测试性;集成系统设计;模拟技术; DFT解决方案和I DDQ

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号