Predicting Yield of Photonic Circuits With Wafer-scale Fabrication Variability: Invited Paper

摘要

We present a workflow for variability analysis and yield prediction of photonic integrated circuits affected by fabrication variations. The technique combines synthetic wafer maps with layout-aware Monte-Carlo simulations. We demonstrate this on different layout configurations of linewidth-tolerant Mach-Zehnder interferometers.