首页> 外文会议>IEEE International Memory Workshop >Understanding Endurance in TiN/a-Si/TiOx/TiN RRAM Devices
【24h】

Understanding Endurance in TiN/a-Si/TiOx/TiN RRAM Devices

机译:了解TiN / a-Si / TiOx / TiN RRAM器件的耐久性

获取原文

摘要

Amorphous Vacancy Modulated Conductive Oxide resistive switching devices (TiN/a-Si/TiOx/TiN) are attractive for storage class memory applications due to their self-rectifying and self-compliant characteristics with low current switching. However, the endurance is intrinsically limited to 103cycles. Using specific experiments and insights from kinetic defect distribution models, we identify two modes of failure - first, window closure to the middle due to defect loss and profile symmetrization as the consequences of current and field driven-defect profile modulation, respectively, and second, excess defect generation at higher bias culminating in dielectric breakdown. Based on these findings, we suggest improvement to the device stack.
机译:非晶空位调制导电氧化物电阻开关装置(锡/ A-Si / TiO x / TIN)由于其自整流和自兼容特性,具有低电流切换的自整流和自兼容特性,对于存储级存储器应用具有吸引力。但是,耐力是内在限于10 3 循环。使用动力学缺陷分配模型的特定实验和见解,我们确定了两种故障模式 - 首先,由于缺陷损失和轮廓对称性,分别是电流和现场驱动缺陷型材调制的后果,以及第二,在介电击穿中较高偏差下的过度缺陷产生。根据这些发现,我们建议改进设备堆栈。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号