首页> 外文会议>SBMO/IEEE MTT-S International Microwave and Optoelectronics Conference >100 Gbit/s optical transport network 40 nm test chip design and prototyping
【24h】

100 Gbit/s optical transport network 40 nm test chip design and prototyping

机译:100 Gbit / s光传输网络40 nm测试芯片设计和原型制作

获取原文

摘要

This work reports the design and prototyping of a 100 Gbit/s OTN 40 nm test chip, manufactured as a test vehicle strategy for an OTN processor device under development at CPqD for the Brazilian telecom industry. The main issues related to the integration of third-party silicon intellectual property solutions are covered, together with the evaluation environment where the test chip was successfully validated.
机译:这项工作报告了一个100 Gbit / s OTN 40 nm测试芯片的设计和原型,该芯片是CPqD正在为巴西电信行业开发的OTN处理器设备的测试工具策略。涵盖了与第三方硅知识产权解决方案集成相关的主要问题,以及成功验证了测试芯片的评估环境。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号