首页> 外文会议>IEEE Asia Pacific Conference on Circuits and Systems >Design method for monolithic DC-DC converters based on the losses optimization of the power stage
【24h】

Design method for monolithic DC-DC converters based on the losses optimization of the power stage

机译:基于电力级损耗优化的单片DC-DC转换器的设计方法

获取原文

摘要

A design method for efficient monolithic hard-switching converters is proposed in this paper. A power loss model of the power stage including the driver circuits is defined. Based on this model and taking as reference the 0.35μm CMOS technology from AMS a buck converter is designed. For a given set of operating conditions, the power loss model defined permits to optimize the design parameters for the power stage like the gate-driver tapering factor and the width of the power MOSFET. Extracted circuit simulation results of a buck converter design example operating at 100MHz switching frequency on layout stage are presented.
机译:本文提出了一种高效单片硬开关转换器的设计方法。定义了包括驱动电路的功率级的功率损耗模型。基于该模型并作为参考,设计了来自AMS降压转换器的0.35μmCMOS技术。对于给定的一组操作条件,功率损耗模型定义了允许优化电源级的设计参数,如栅极驱动器锥度系数和功率MOSFET的宽度。提取了在布局阶段为100MHz开关频率操作的降压转换器设计示例的电路仿真结果。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号