首页> 外文会议>IEEE Custom Integrated Circuits Conference >POWER8 design methodology innovations for improving productivity and reducing power
【24h】

POWER8 design methodology innovations for improving productivity and reducing power

机译:POWER8设计方法创新,可提高生产率并降低功耗

获取原文

摘要

The design complexity of modern high performance processors calls for innovative design methodologies for achieving time-to-market goals. New design techniques are also needed to curtail power increases that inherently arise from ever increasing performance targets. This paper describes new design approaches employed by the POWER8 processor design team to address complexity and power consumption challenges. Improvements in productivity are attained by leveraging a new and more synthesis-centric design methodology. New optimization strategies for synthesized macros allow power reduction without sacrificing performance. These methodology innovations contributed to the industry leading performance of the POWER8 processor. Overall, POWER8 delivers a 2.5x increase in per-socket performance over its predecessor, POWER7+, while maintaining the same power dissipation.
机译:现代高性能处理器的设计复杂性要求采用创新的设计方法来实现上市时间目标。还需要新的设计技术来减少由于不断提高的性能目标而固有产生的功率增加。本文介绍了POWER8处理器设计团队采用的新设计方法,以解决复杂性和功耗挑战。通过利用一种新的,以合成为中心的设计方法,可以提高生产率。合成宏的新优化策略可在不牺牲性能的情况下降低功耗。这些方法学创新为POWER8处理器的行业领先性能做出了贡献。总体而言,POWER8的每插槽性能比其前身POWER7 +提高了2.5倍,同时保持了相同的功耗。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号