Testability and reliability enhancement techniques

摘要

This session presents the latest state-of-art testability and reliability enhancement circuit techniques, including design for testability (DFT) techniques for all-digital phase-locked loop (ADPLL), a low-leakage electrostatic discharge (ESD) clamp integrated circuit (IC), measurement ICs for plasma-induced damage (PID) and random telegraph noise (RTN).