MODELLING AND OPTIMIZATION OF LOW PASS CONTINUOUS-TIME SIGMA-DELTA MODULATORS FOR CLOCK JITTER NOISE REDUCTION

摘要

This -work presents a system level model of the clock jitter influence in certain types of continuous time sigma delta modulators. The model helps the design of such modulators by speeding up the simulations, predicting analytically the SNR degradation and providing a practical way to minimize the jitter sensitivity of the modulator. Simulations and theoretical developments are contrasted with measurements in a real chip.