首页> 外文会议>IEEE International Symposium on Circuits and Systems >FAULT TOLERANT DATAPATH BASED ON ALGORITHM REDUNDANCY AND VOTE-WRITEBACK MECHANISM
【24h】

FAULT TOLERANT DATAPATH BASED ON ALGORITHM REDUNDANCY AND VOTE-WRITEBACK MECHANISM

机译:基于算法冗余和投票回报机制的容错数据路径

获取原文

摘要

In this paper, we propose the combination of triple algorithm redundancy and vote-writeback mechanism for realizing concurrently error correctable Register Transfer (RT) level datapath of a specified computation algorithm. The vote-writeback mechanism will be introduced to reduce wire complexity around voters compared with other conventional voting scheme. Even though the vote-writeback mechanism can not correct erroneous data on a faulty register, the overall fault tolerance of the datapath with respect to any single fault in the datapath part can be guaranteed by this vote-writeback mechanism and appropriate insertion of voters.
机译:在本文中,我们提出了三算法冗余和投票回报机制的组合,用于实现指定计算算法的同时误差纠错寄存器传输(RT)级数据路径。与其他传统的投票方案相比,将引入投票回报机制以减少选民周围的电线复杂性。即使投票写入机制无法对故障寄存器上的错误数据纠正错误,可以通过此投票 - 回报机制和适当的选民插入数据轨迹部分中的任何单个故障的数据路径的总体容错。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号