首页> 外文会议>Conference on data systems in aerospace >VALIDATING A TIMING SIMULATOR FOR THE NGMP MULTICORE PROCESSOR
【24h】

VALIDATING A TIMING SIMULATOR FOR THE NGMP MULTICORE PROCESSOR

机译:验证NGMP多核处理器的时序模拟器

获取原文
获取外文期刊封面目录资料

摘要

Timing simulation is a key element in multicore systems design. It enables a fast and cost effective design space exploration, allowing to simulate new architectural improvements without requiring RTL abstraction levels. Timing simulation also allows software developers to perform early testing of the timing behavior of their software without the need of buying the actual physical board, which can be very expensive when the board uses non-COTS technology. In this paper we present the validation of a timing simulator for the NGMP multicore processor, which is a 4 core processor being developed to become the reference platform for future missions of the European Space Agency.
机译:定时仿真是多核系统设计中的关键元素。它可以实现快速且具有成本效益的设计空间探索,允许模拟新的架构改进而不需要RTL抽象级别。定时仿真还允许软件开发人员对其软件的时序行为进行早期测试,而无需购买实际的物理板,当电路板使用非COTS技术时可能非常昂贵。在本文中,我们介绍了NGMP多核处理器的时序模拟器的验证,这是一个开发的4个核心处理器,成为欧洲航天局未来任务的参考平台。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号