首页> 外文会议>2011 IEEE International Solid-State Circuits Conference Digest of Technical Papers >Design solutions for the Bulldozer 32nm SOI 2-core processor module in an 8-core CPU
【24h】

Design solutions for the Bulldozer 32nm SOI 2-core processor module in an 8-core CPU

机译:8核CPU中Bulldozer 32nm SOI 2核处理器模块的设计解决方案

获取原文

摘要

AMD''s 2-core “Bulldozer” module contains 213 million transistors in an 11-metal layer 32nm HKMG SOI CMOS process and is designed to operate from 0.8 to 1.3V. This new micro-architecture [1] improves performance and frequency while reducing area and power compared to a previous AMD x86–64 CPU in the same process [2]. To achieve these goals, the design reduced the number of FO4 inverter delays/cycle by more than 20%, achieving higher frequencies in the same power envelope even with increased core counts. The 2-core CPU module area (including 2MB L2 cache) is 30.9mm2 (Fig. 4.5.7).
机译:AMD的2核“推土机”模块在11个金属层的32nm HKMG SOI CMOS工艺中包含2.13亿个晶体管,设计工作电压为0.8至1.3V。与以前的AMD x86-64 CPU在同一过程中相比,这种新的微体系结构[1]在降低面积和功耗的同时提高了性能和频率[2]。为了实现这些目标,该设计将每个周期的FO4逆变器延迟次数减少了20%以上,即使增加了内核数,也可以在相同的功率范围内实现更高的频率。 2核CPU模块区域(包括2MB L2缓存)为30.9mm 2 (图4.5.7)。

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号