首页> 外文会议>2010 International Conference on Communications, Circuits and Systems >Ultra-low on-resistance trench gate MOSFET with buried p-island
【24h】

Ultra-low on-resistance trench gate MOSFET with buried p-island

机译:具有埋入式p-岛的超低导通电阻沟槽栅极MOSFET

获取原文

摘要

A high voltage trench gate MOSFET (TMOS) with an ultra-low specific on-resistance (Ron) is proposed. The MOSFET is characterized by the combination of a trench gate and two buried p-islands (BPIs) formed in the n-epitaxial layer by the self-alignment (BPIs TMOS). In the blocking state, the superjunction structure, formed by the BPIs -drift region, sustains a higher breakdown voltage (BV). The high drift region doping concentration due to the superjunction structure lowers Ron. Influences of structure parameters on the breakdown voltage and specific on-resistance are analyzed for the proposed device by simulator MEDICI. BV of 85V and Ron of 22mΩ.mm2 are obtained.
机译:提出了一种具有超低比导通电阻(R on )的高压沟槽栅MOSFET(TMOS)。 MOSFET的特征是沟槽栅极和通过自对准(BPI TMOS)在n外延层中形成的两个掩埋p岛(BPI)的组合。在阻塞状态下,由BPI / n漂移区形成的超结结构会承受较高的击穿电压(BV)。超结结构导致的高漂移区掺杂浓度降低了R on 。通过仿真器MEDICI分析了所建议器件的结构参数对击穿电压和比导通电阻的影响。获得85V的BV和22mΩ.mm 2 的R on

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号