首页> 外文会议>Proceedings of 2010 IEEE International Symposium on Circuits and Systems >Tools and methodologies for designing energy-efficient photonic networks-on-chip for highperformance chip multiprocessors
【24h】

Tools and methodologies for designing energy-efficient photonic networks-on-chip for highperformance chip multiprocessors

机译:用于设计高性能芯片多处理器芯片级节能光子网络的工具和方法

获取原文

摘要

Photonic interconnection networks have recently been proposed as a replacement to conventional electronic network-on-chip solutions in delivering the ever increasing communication requirements of future chip multiprocessors. While photonics offers superior bandwidth density, lower latencies, and improvements in energy efficiency over electronics, the photonic network designs that can leverage these benefits cannot be easily derived by simply mimicking electronic layouts. In fact, proper implementations of photonic interconnects will require the careful consideration of a variety new physical-layer metrics and design requirements that did not exist with electronics. Here, we review some of the currently proposed designs for chip-scale photonic interconnection networks, the design methodologies required to produce viable network topologies, and a simulation environment, called PhoenixSim, that we have developed to accurately model and study those metrics and designs.
机译:最近提出了光子互连网络,以代替传统的电子片上网络解决方案,以满足未来芯片多处理器不断增长的通信需求。尽管光子学技术提供了比电子产品更高的带宽密度,更低的延迟以及更高的能源效率,但仅通过模仿电子版图就无法轻易地获得可利用这些优势的光子网络设计。实际上,光子互连的正确实现将需要仔细考虑电子学中不存在的各种新的物理层度量和设计要求。在这里,我们回顾了当前针对芯片级光子互连网络提出的一些设计,产生可行的网络拓扑所需的设计方法,以及我们已经开发出的名为PhoenixSim的仿真环境,用于精确地建模和研究这些度量和设计。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号