Leakage Reduction for Domino Circuits in Sub-65nm Technologies

摘要

With aggressive technology scaling, leakage power is fast becoming a significant component of the total power consumption of high-performance circuits. In this paper, we analyse the gate leakage and subthreshold leakage current characteristics of domino c