首页> 外文会议>2005 IEEE Wireless Communications and Networking Conference >Symbolic Parasitic Extractor for Circuit Simulation (SPECS)
【24h】

Symbolic Parasitic Extractor for Circuit Simulation (SPECS)

机译:用于电路仿真的符号寄生提取器(SPECS)

获取原文

摘要

This paper describes the design, development and implementation of the program SPECS. The purpose of SPECS is to automatically extract from a Rockwell microelectronic symbolic matrix description a netlist for circuit simulation. This program differs from others in that it uses a symbol layout matrix as an input, calculates both interelectrode and intrinsic capacitance, calculates conductor resistance, produces a schematic representation of the network and has a selective TRACE, i.e., traces only the circuit or network of interest.
机译:本文介绍了SPECS程序的设计,开发和实现。 SPECS的目的是从罗克韦尔微电子符号矩阵描述中自动提取一个用于电路仿真的网表。该程序与其他程序的不同之处在于,它使用符号布局矩阵作为输入,计算电极间和固有电容,计算导体电阻,生成网络的示意图并具有选择性的TRACE,即仅跟踪电路或网络。兴趣。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号