首页> 外文会议>Conference on metrology, inspection, and process control for microlithography >Use of intentional-defect wafers for tool inspection validation
【24h】

Use of intentional-defect wafers for tool inspection validation

机译:使用有意缺陷的晶圆进行工具检查验证

获取原文

摘要

Abstract: Scan speed, defect capture, false and nuisance rate are just some of the important metrics used in evaluation inspection methodologies. With newer methodologies such as SEM-based inspection, it is difficult to find samples suitable to study these parameters as the nature of some of the defects in the sample cannot be characterized by other methods. It is for this reason that specific defects were designed and placed on a reticle set in both the array and the random logic areas of the device layout. At different layers, knowing exactly the number and placement of these 'intentional defects' allowed the assessment of scan speed, defect capture, false and nuisance rate at various process levels. This method provided a means of evaluating the inspection methodology as well as optimizing recipes to find the best capture rate at the optimum scan speeds. !3
机译:摘要:扫描速度,缺陷捕获,错误和有害率只是评估检查方法中使用的一些重要指标。使用诸如基于SEM的检查之类的更新方法,很难找到适合研究这些参数的样品,因为样品中某些缺陷的性质无法用其他方法表征。出于这个原因,需要设计特定的缺陷并将其放置在设备布局的阵列和随机逻辑区域中的标线板上。在不同的层上,准确地知道这些“有意缺陷”的数量和位置可以评估扫描速度,缺陷捕获,不同过程级别的错误率和滋扰率。该方法提供了一种评估检查方法以及优化配方以在最佳扫描速度下找到最佳捕获率的方法。 !3

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号