首页> 外文会议>Euromicro Conference, 2000. Proceedings of the 26th >Achieving minimal and deterministic interrupt execution in stack-based processor architectures
【24h】

Achieving minimal and deterministic interrupt execution in stack-based processor architectures

机译:在基于堆栈的处理器体系结构中实现最少的确定性中断执行

获取原文

摘要

Whilst stack-processors have enjoyed a renewed interest since the emergence of JAVA technology, stack-processors suffer from a major bottleneck-the constant movement of stack content to and from memory (stack-spilling). With 70% and 80% of instructions generating a stack-spill, performance can be significantly diminished in the absence of a cache. In order to overcome this problem, very small and simple 'stack buffers' may be used to eliminate virtually all stack-spills for very little cost in silicon. Unfortunately this introduces an indeterministic element of system behaviour, especially with respect to interrupts. In this paper the positive benefits of stack-buffers are assessed, as well as the penalties introduced in terms of interrupt performance in a stack-based architecture. Then a new mechanism for managing interrupt conditions with stack buffers, "stack buffer windowing" is presented. This is shown to deliver deterministic interrupt response whilst maintaining the reduced stack-spill overheads associated with normal buffering schemes.
机译:虽然堆栈处理器自Java技术的出现以来,堆叠处理器享有更新的兴趣,堆栈处理器遭受了主要的瓶颈 - 堆叠内容与内存(堆栈溢出)的恒定运动。 70%和80%的指令产生堆栈泄漏,在没有缓存的情况下可以显着减少性能。为了克服这个问题,非常小而简单的“堆叠缓冲器”可用于消除几乎所有堆叠溢出物,因为硅的成本很少。不幸的是,这引入了系统行为的不确定元素,特别是关于中断。在本文中,评估了堆栈缓冲区的积极优势,以及在基于堆栈的架构中的中断性能方面引入的惩罚。然后,提出了一种用于管理堆栈缓冲区的中断条件的新机制,“堆栈缓冲区窗口”。这被示出为提供确定性中断响应,同时维护与正常缓冲方案相关的减少的堆栈溢出开销。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号