Developing a transient induced latch-up standard for testing integrated circuits

摘要

This paper presents the results of a search for a more effective stimulus suitable for assessing the latch-up susceptibility of integrated circuits. Different transient stimuli and amplitudes were found to have varying effectiveness in creating a latch event. The investigation also identified the inadequate response and recovery of existing test system power supplies and need for appropriate isolation techniques.