首页> 外文会议>Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 1999. 21st Annual >Implementation of digital circuits in an InP scaled HBT technology
【24h】

Implementation of digital circuits in an InP scaled HBT technology

机译:InP缩放HBT技术中数字电路的实现

获取原文

摘要

The Mayo Foundation Special Purpose Processor Development Group (Mayo) and HRL Laboratories (HRL) are developing circuits for implementation in an indium phosphide (InP) scaled heterojunction bipolar transistor (HBT) technology which has the potential for very high performance analog and digital operation. Preliminary results from HRL show that the f/sub T/ of the devices can be improved from 90 GHz for the HRL InP standard (2 micron emitter) HBT technology to approximately 180 GHz for this scaled (1 micron emitter) HBT technology. Mayo has designed several digital circuits in this scaled technology, the initial test results for which are reported in this paper.
机译:梅奥基金会专用处理器开发小组(Mayo)和HRL实验室(HRL)正在开发电路,以磷化铟(InP)规模的异质结双极晶体管(HBT)技术实现该电路,该技术具有非常高性能的模拟和数字操作潜力。 HRL的初步结果表明,器件的f / sub T /可以从HRL InP标准(2微米发射器)HBT技术的90 GHz改善到此规模(1微米发射器)HBT技术的大约180 GHz。 Mayo在这种规模化技术中设计了数个数字电路,其初步测试结果已在本文中进行了报道。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号