首页> 外文会议>NEPCON west technical program conference and exhibition >2D vision inspection requirements for chip scale packages
【24h】

2D vision inspection requirements for chip scale packages

机译:芯片级封装的2D视觉检查要求

获取原文

摘要

As Ball Grid Array (BGA) is embraced by the Semiconductor Industry as the device packaging methodology of the future, package sizes have rapidly begun to shrink. Chip Scale Package (CSP) devices meet the current industry requirements for improved performance to size ratio. CSP devices, typically 1.2 times the size of the silicon die itself, bring with them a new set of issues related to assembly yield and product reliability.
机译:随着球栅阵列(BGA)被半导体行业视为未来的器件封装方法,封装尺寸已迅速开始缩小。芯片级封装(CSP)器件可满足当前行业要求,以提高性能尺寸比。 CSP器件通常是硅片本身尺寸的1.2倍,因此带来了一系列与组装良率和产品可靠性有关的新问题。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号