Abstract: This paper describes the design of a clock generation circuitry to be used as part of an affordable gigabit module head mounted display. A self-calibrated tapped delay line is used to generate different clock signals, which are then passed through logical function to produce an integral- multiple of an input clock. The system is fabricated on 0.8 $mu@m CMOS triple layer using MOSIS CMOS process. All processes technology can operate at 3.3 V or 5.0 V. Experimental results show a realization of 4 times clock multiplier circuit with an output range of up to 370 MHz with almost zero-clock skew. The proposed clock multiplier circuitry is simple, temperature independent, uses a very small number of transistors and hence requires less area and power dissipation than earlier realizations.!8
展开▼
