首页> 外文会议>Conference on Metrology, Inspection, and Process Control for Microlithography >Improving after-etch overlay performance using high-density in- device metrology in DRAM manufacturing
【24h】

Improving after-etch overlay performance using high-density in- device metrology in DRAM manufacturing

机译:在DRAM制造中使用高密度的器件计量技术来提高蚀刻后覆盖性能

获取原文

摘要

In advanced DRAM semiconductor manufacturing, there is a need to reduce the overlay fingerprints. Reducing on-device fingerprints with very high spatial frequency remains one of the bottlenecks to achieve sub-2nm on device overlay. After-etch device overlay measurements using the YieldStar in-device metrology (IDM)allow for previously unassessed and uncontrolled fingerprints to be corrected employing higher-order overlay corrections. This is because this technology allows dramatically increased overlay metrology sampling at affordable throughputs. This paper reports considerations for enabling dense after-etch overlay based corrections in a high volume manufacturing environment. Results will be shown on a front end critical layer of SK hynix that has been sampled with IDM with high density wafer sampling, over dozens of lots spanning several weeks.
机译:在先进的DRAM半导体制造中,需要减少覆盖指纹。减少具有很高空间频率的设备上指纹仍然是在设备覆盖层上实现亚2nm的瓶颈之一。使用YieldStar器件内度量(IDM)进行蚀刻后的器件覆盖测量,可以对先前未评估和不受控制的指纹进行校正,而这些指纹将采用高阶覆盖校正进行校正。这是因为该技术可以以可承受的吞吐率显着提高覆盖计量采样。本文报告了在批量生产环境中启用密集的基于蚀刻后覆盖的校正的注意事项。结果将显示在SK hynix的前端关键层上,该层已通过IDM进行了采样,并进行了高密度晶圆采样,历时数周超过数十批次。

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号